PD CAD Engineer

Job Description

Greetings from ACL Digital

We are looking for STA CAD Engineers.

Experience Level:5+ years of STA CAD

Job Description: STA CAD Engineer

Location: Hyderabad and Bangalore

Role Summary

We are looking for a Physical Design CAD Engineer with 5+ years of experience in developing, supporting, and optimizing CAD automation and implementation flows for advanced-node SoC physical design. The role requires strong technical depth in EDA tools, scripting, and PD methodologies.

Key Responsibilities

\n
• Develop, enhance, and maintain physical design automation flows for floorplanning, placement, CTS, routing, ECO, and signoff.
\n
• Build and support PnR CAD infrastructure, ensuring smooth execution of end-to-end implementation flows.
\n
• Create robust automation scripts using TCL/Python/Perl/Shell to improve productivity, runtime, and quality.
\n
• Debug tool/run failures and provide CAD-level support to physical design teams.
\n
• Collaborate with PD, STA, PV, and RTL teams to define and deploy best-in-class implementation methodologies.
\n
• Develop and maintain timing, DRC, and LVS signoff flows, ensuring consistency across corners and technology nodes.
\n
• Manage and maintain EDA tool setups, installation, runsets, PDK updates, and license configurations.
\n
• Work with EDA vendors for issue resolution, new feature evaluations, and methodology improvements.
\n
• Support and automate UPF-based low-power flows including power intent checks.
\n
• Maintain flow documentation, regression suites, and continuous integration systems.
\n

Required Skills

\n
• 5+ years of experience in PD CAD / Design Automation roles in SoC or ASIC development.
\n
• Strong proficiency in scripting: TCL, Python, Shell (Perl is a plus).
\n
• Deep understanding of physical design flows (RTL→GDS), including timing closure and power optimization.
\n
• Hands-on experience with major EDA tools such as:
\n
• Synopsys ICC2 / Fusion Compiler
\n
• Cadence Innovus / Voltus
\n
• Calibre DRC/LVS
\n
• PrimeTime / Tempus
\n
• Knowledge of UPF, multi-voltage/multi-domain design flows.
\n
• Experience working on 7nm / 5nm / 3nm nodes preferred.
\n
• Familiarity with version control systems (Git/Perforce).
\n

Preferred Skills

\n
• Experience with OpenAccess databases.
\n
• Exposure to EDA tool APIs, SKILL, or custom GUI development.
\n
• Experience with compute farm management, job schedulers, or cloud-based flows.
\n
• Understanding of AI/ML-based flow optimization is a plus.
\n

Soft Skills

\n
• Strong debugging and analytical thinking.
\n
• Good communication and collaboration abilities.
\n
• Ability to support PD teams proactively and independently.
\n

Regards,

Sharmila Begum

Mail ID: sharmila.b@acldigital.com